




Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423

Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



Pad	Function	Pad	Function
1	Collector Q1	8	Collector Q3
2	Base Q1	9	Base Q4
3	Emitters Q1/Q2	10	Emitter Q4
4	Base Q2	11	Collector Q4
5	Collector Q2	12	Base Q5
6	Base Q3	13	Emitter Q5
7	Emitter Q3	14	Collector Q5

: Chip back must be connected to V-.

For orientation bond pad 1 metal is circular.

NC = No Connect

The information on this layout is believed to be correct. Liability for error or omission can be accepted. The supply price to this layout can only be guaranteed if it forms part of specification, or the chip identification, if below, is required. Chip back potential is the level at which bulk silicon is maintained by on-chip connection. It is not to be interpreted as a mounting recommendation unless specifically stated above. If no potential is given the chip back should be isolated. Nominal metal thicknesses are given in manufacturer's information.

Topside Metal: Al
Backside: Si
Backside Potential: V-
Mask Ref:
Bond Pads: .004" min

APPROVED BY:CB
MFG: HARRIS

DIE SIZE: .053" x .052"
THICKNESS: .019"

DATE: 1/26/01
P/N: HFA3046